5

Application

For

10   *United States Utility Patent*

Title:

SELECTABLE ANALOG FUNCTIONS ON A CONFIGURABLE DEVICE AND METHOD EMPLOYING NONVOLATILE MEMORY

15

Inventors:

Theodore Martin Myers, residing at 647 Parma Way, Los Altos, CA 94024, a citizenship of the United States.

20

Richard A. Palm, residing at 407 Mitchell Drive, Boulder Creek, CA 95006, a citizenship of the United States.

Richard V. Orlando, residing at 24020 Summit Woods Drive, Los Gatos, CA
25   95030, a citizenship of the United States.

Kenneth C. Adkins, residing at 48895 Crown Ridge Common, Fremont, CA 94539, a citizen of the United States.

SELECTABLE ANALOG FUNCTIONS ON A CONFIGURABLE DEVICE AND METHOD EMPLOYING NONVOLATILE MEMORY

BACKGROUND OF THE INVENTION

5 Field of the Invention

The invention relates to the field of integrated circuit, and particularly to a configurable integrated circuit employing nonvolatile memory.

Description of Related Art

Power management integrated circuit market is growing rapidly for applications

10 ranging from telecommunications, wireless devices, adaptive automotive systems, home appliances, to Internet security. Power management chips operate cooperatively with microprocessors for controlling various functions on a system. Consumer electronics, handheld devices, and desktop computers may require an integrated circuit to have different analog specifications and signal couplings with external chips.

15 Conventional power management chips provide outputs with digital values without analog output capabilities. For example, many analog functions require transistors to operate at a higher voltage than the typically 5 volts in a digital system. Other conventional power management chips provide separate integrated circuit device for each voltage level. More recently, manufacturers trim various internal reference

20 voltages during wafer fabrication by burning fuses or via laser beams, which are limited to a one-time modification. None of these solutions are ideal due to their functional limitations and reduction in yield counts.

Accordingly, it is desirable to have a power management chip that provides an integrated circuit with configurable analog functions.

NV Memory   SUMT-P001

SUMMARY OF THE INVENTION

The invention discloses a configurable integrated circuit that enables a manufacturer or a customer to select the characteristics of analog functions and analog outputs for communication with external chips. The configurable integrated circuit

5 employs nonvolatile (NV) memory with programmable bits including electrically erasable cells (E^2 cells), for customizing a specific circuit configuration. Activation or de-assertion of NV bits trims or selects analog functions including internal voltage thresholds, reset circuits, watchdog timers, voltage sensors, bandgap, and oscillating frequencies. NV bits also control a combination of analog circuits into digital outputs.

10 In an alternate embodiment, pin assignments on a configurable integrated circuit can be programmed through configuration registers. Pin assignments are directed to analog operations, such as programming pins to a no connect (electrically isolated), a watchdog timer reset input, and an active low drain output responding to a secondary voltage.

15 The use of NV registers provide the capability for programming multiple times in altering analog functions and settings. For example, a mother board can be assembled first in which a power management chip is programmed to with a set of analog functions and settings. The reverse is also applicable. A power management chip is first inserted on a mother board, where resistance and capacitance values can be adjusted or substituted

20 to attain functional operation.

Optionally, the configurable integrated circuit contains actual analog circuits and functions that are selected by programming the nonvolatile memory, as opposed to a blank chip such as a blank ASIC. For example, the configurable integrated circuit is

-3-

designed to include four power management channels. If one of the four power management channels is not used, the unused power management channel is disabled, while the other three power management channels are enabled.

Advantageously, the present invention reduces costs by trimming internal voltages during a final manufacturing test or board level test of an integrated circuit chip. The present invention also advantageously provides a fast turnaround time by changing analog functions in a device configuration by programming nonvolatile memory. Furthermore, the present invention allows a customer to qualify one part for use with different and customized application.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram illustrating a configurable microprocessor supervisory device with a nonvolatile memory in accordance with the present invention.

FIG. 2 is a flow chart illustrating the configurable microprocessor supervisory device with a nonvolatile memory in accordance with the present invention.

FIGS. 3A-3D are table diagrams illustrating bit assignments for bytes 0 through 3 in configuration registers in a configurable microprocessor supervisory device in accordance with the present invention.

FIG. 4 is a diagram illustrating an alternate embodiment in a configurable microprocessor supervisory device for programming pin assignments in accordance with the present invention.

FIG. 5 is a block diagram in combining analog outputs to generate a digital output in accordance with the present invention.

-4-

4

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

FIG. 1 is an architectural diagram of a configurable microprocessor supervisory device 10 which employs a nonvolatile (NV) memory 11. Configurable microprocessor supervisory device 10 includes NV memory 11 having configuration registers 12-15, an

5 x-to-y decoder 16, a first configuration 17, a second configuration 18, a third configuration 19, and an n configuration 20. Configurable microprocessor supervisory device 10 provides a range of analog functions and output levels which are selectable by programming the bits in NV register 12, 13, 14, and 15. Decoder 16 decodes through a line 21 of programmable bits in configuration register 12, a line 22 of programmable bits

10 in configuration register 13, a line 23 of programmable bits in configuration register 14, or a line 24 of programmable bits in configuration register 15. The result of decoding configuration registers 12-15 produces a device configuration as either first configuration 17 via a line 25, second configuration 18 via a line 26, third configuration 19 via a line 27, and n configuration 20 via a line 28.

15 A manufacturer or user initially determines a desirable set of analog functions in configurable microprocessor supervisory device 10. Configurable microprocessor supervisory device 10 then becomes one of the configurations as first configuration 16, second configuration 17, third configuration 18, or n configuration 19. The configuration in microprocessor supervisory device 10 is determined by the programmable bits in NV

20 registers 13, 14, and 15. Each bit or a combination of bits in NV registers 13, 14, and 15 corresponds to activating or deactivating an analog function, or increasing or decreasing an activated analog function. Optionally, one skilled in the art should recognize that

digital functions, or a combination of digital and analog functions can be integrated on configurable microprocessor supervisory device **10** for selection by NV registers **12-15**.

FIG. 2 is a flow chart of configurable microprocessor supervisory method **20** with non-volatile memory **11**. A manufacturer or user selects **31** a certain combinations of analog functions and output levels for operation with a microprocessor (not shown). The combination of analog functions and output levels corresponds with first configuration **17**, second configuration **18**, third configuration **19**, or n configuration **20**. A manufacturer or user programs **32** certain nonvolatile bits in configuration registers **12**, **13**, **14**, and **15** which correspond and enable the selected combinations of analog functions and output levels. An analog function or output level may have a range of settings. Optionally, when an analog function is enabled in step **32**, the manufacturer or user programs **33** nonvolatile bits in configuration registers **12**, **13**, **14**, and **15** to set a specific analog value associated with that enabled analog function. As a result of selecting the desirable combination of analog functions by programming configuration registers **12-15**, first configuration **17**, second configuration **18**, third configuration **19**, or n configuration **20** is generated on configurable microprocessor supervisory device **10**.

FIGS. 3A-3D are table diagrams that illustrates one embodiment of configurable microprocessor supervisory device **10** with four configuration registers. Each NV registers corresponds to a specified byte, namely, configuration register **12** storing byte 0, configuration register **13** storing byte 1, configuration register **14** storing byte 2, and configuration register **15** storing byte 3.

FIG. 3A is a table diagram showing bit assignments of byte 0 of configuration register **12**. The reset voltage range on configurable microprocessor supervisory device

NV Memory   SUMT-P001

10 is selected by programming bits 4-0 in byte 0. Depending on the binary value of $byte_0[4:0]$ in configuration register **12**, a corresponding reset voltage is selected. More specifically, the reset voltage is set as follows: if $byte_0[4:0]$ is programmed with a binary value of "10000", "01000", "00100", "00010", and "00001", the reset voltage is set respectively to 4.625, 4.375, 2.9, 2.65, and 2.15 volts. The duration of a reset timeout on configurable microprocessor supervisory device **10** is programmable through the selection in bits 5 and 6 in byte 0. The reset timeout is set at 200ms when $byte_0[6:5] =$ "11", set at 100ms when $byte_0[6:5] = 10$, set at 50ms when $byte_0[6:5] =$ "01", and set at 25ms when $byte_0[6:5] =$ "00".

FIG. 3B is a table diagram showing the bit assignments of byte 1 of configuration register **13**. Byte 1 contains NV bits for selecting write enable, V_{sense} voltage, responding to all addresses, device identifier code, and watchdog interval. The duration of a watchdog interval is programmable through bits 2-0 in byte 1. When $byte_1[2:0]$ is programmed as "111", "110", "101", "100", "011" in binary value, the corresponding watchdog interval is equal to 6.4 seconds, 3.2 seconds, 1.6 seconds, 0.8 second, and 0.4 seconds respectively. The watchdog timer is in an OFF state when $byte_1[2:0] = 00X$. A device identifier code is selected by programming bit 3 in byte 1 such that the device is responds to "1011" if $byte_1[3]$ is programmed with a "1" and responds to "1010" if $byte_1[3]$ is programmed with a "0".

Bit 4 of byte 1 in configuration register **13** designates whether configurable microprocessor supervisory device **10** responds to all addresses or responds to pin addresses. Configurable microprocessor supervisory device **10** responds to all addresses if $byte_2[4] =$ "1" and responds to all pin addresses if $byte_2[4] =$ "0". Table 1 below further

-7-

shows the designation of bit 4 for each of the eight parts in this embodiment. Bit 5 of

byte 1 of configuration register **13** indicates whether V_{sense} is undervoltage or overvoltage.

V_{sense} is undervoltage when $byte_2[5]$ = "1" while V_{sense} is overvoltage when $byte_2[5]$ = "1".

Bit 6 of byte 1 turns ON or OFF A complete configuration write enable signal. The write

5   enable signal is disabled if $byte_2[6]$ = "1" and is enabled if $byte_2[6]$ = "0".

Table 1

Part No.	Byte 1: bit 4	Other Functions
Part 1	Set low to respond to pin addresses.	Pin 7 has an internal pulldown on this pin. This pin may float or tie low.
Part 2	Set high to respond to all addresses. If byte 1:bit 4 is set low, then the part responds to A1 on pin1 and A2 on pin 3. A0 is a don't care.	
Part 3	Set high to respond to all addresses. If byte 1:bit 4 is set low, then the part will respond to A1 on pin1 and A2 on pin3. A0 is a don't care.	
Part 4	Set high to respond to all addresses. If byte1:bit4 is set low, then this part responds to A2 on pin3. A0 and A1 are don't care.	
Part 5	Set high to respond to all addresses.	Both resets respond to Vcc low, RESETN_in, and V_{SENSE}
Part 6	Respond to all addresses regardless of the setting of byte1:bit 4.	
Part 7	Respond to all addresses regardless of the setting of byte1:bit 4.	
Part 8	Set low to respond to pin addresses.	

FIG. 3C is a table diagram showing the bit assignments of byte 2 of configuration

register **14**. Byte 2 includes programmable bits for trimming the V_{sense} voltage or

NV Memory   SUMT-P001

bandgap, for trimming the frequency of an oscillator, or for selecting whether to utilize full or half memory capacity. The V_{sense} voltage is trimmed by programming bits 3-0 of byte 2 of configuration register 14 where the V_{sense} voltage is trimmed to a lower value if byte$_3$[3:0] = "1111" while the V_{sense} voltage is increased to a higher value if byte$_3$[3:0] =

5 "0000". The trimming of the V_{sense} voltage can be an iterative process in which the voltage trimming is repeated until the desirable V_{sense} voltage is attained. The allocation of full or half memory is programmable through bit 4 of byte 2. Full memory is utilized when byte$_3$[4] = "1" and only half memory is utilized when byte$_3$[4] = "0". In this illustration, although 4K or 16K represents a full memory while 2K or 8K represents half

10 memory, one skilled in the art should recognize that the value of full or half memory capacity can be adjusted depending a designer's choice. The oscillator's frequency is trimmed by programming bits 7-5 in byte 2 in configuration register 14. The frequency of the oscillator is reduced if byte$_3$[7-5] = "111". To increase the frequency of the oscillator, the value of byte$_3$[7-5] is set to "000". Similarly, this process can be repeated

15 to further decrease or increase the frequency setting of the oscillator until a desirable frequency is obtained.

FIG. 3D is a table diagram showing bit assignments of byte 3 of configuration register 15. Byte 3 includes programming bits for trimming a V_{trip} voltage, for selecting a full or half memory, and for enabling a configuration write disable signal. The V_{trip}

20 voltage is trimmed by setting byte$_4$[3:0] = "1111". To increase the V_{trip} voltage, byte$_4$[3:0] are set to "0000". This process can be repeated to further decrease or increase the V_{trip} voltage until the desirable V_{trip} voltage is reached. Bits 6-4 in byte 3 of configuration register 15 select full or half memory for a particular configuration. When

-9-

byte$_4$[6:4] = "111", the full/half memory for a part 8 or an eighth configuration is selected. . When byte$_4$[6:4] = "110", the full/half memory for a part 7 or a seventh configuration is selected. When byte$_4$[6:4] = "101", "100", "011", "010", "001", and "000", the full/half memory is respectively selected for a part 6 or a sixth configuration, a

5 part 5 or a fifth configuration, a part 4 or a fourth configuration, a part 3 or third configuration 19, a part 2 or second configuration 18, and part 1 or first configuration 17. The configuration write disable signal is programmed through bit 7 in byte 3 of configuration register 15 where the configuration write enable is enabled if byte$_4$[7] = "0" and the configuration write enable is disabled when byte$_4$[7] = "1". Additional registers

10 divided as trim registers and as configuration registers are illustrated in hexadecimal numbers in Appendixes A and B.

In an alternate embodiment, configuration registers in NV memory 11 are used to designate pin assignments. Configurable microprocessor supervisory device 10 is a configurable integrated circuit with eight pins which can be programmed to operate as

15 one of the eight parts. The pin assignments for device 10 is configured as follows: if programmed as part 1, then pins 1 through 8 are assigned with pin 1 as NC, pin 2 as RESET#, pin 3 as NC, pin 4 as Gnd, pin 5 as SDA, pin 6 as SCL, pin 7 as RESET, and pin 8 as VCC; if programmed as part 2, then pins 1 through 8 are assigned with pin 1 as NC, pin 2 as RESET#, pin 3 as NC, pin 4 as Gnd, pin 5 as SDA, pin 6 as SCL, pin 7 as

20 NC, and pin 8 as VCC; if programmed as part 3, then pins 1 through 8 are assigned with pin 1 as A0, pin 2 as A1, pin 3 as A2, pin 4 as Gnd, pin 5 as SDA, pin 6 as SCL, pin 7 as NC, and pin 8 as VCC; if programmed as part 4, then pins 1 through 8 are assigned with pin 1 as WDI, pin 2 as RESET#, pin 3 as NC, pin 4 as Gnd, pin 5 as SDA, pin 6 as SCL,

-10-

NV Memory   SUMT-P001

pin 7 as RESET, and pin 8 as VCC; if programmed as part 5, then pins 1 through 8 are assigned with pin 1 as VLOW, pin 2 as RESET#, pin 3 as VSENSE, pin 4 as Gnd, pin 5 as SDA, pin 6 as SCL, pin 7 as RESET, and pin 8 as VCC; if programmed as part 6, then pins 1 through 8 are assigned with pin 1 as RESET#2, pin 2 as RESET#, pin 3 as

5 VSENSE, pin 4 as Gnd, pin 5 as SDA, pin 6 as SCL, pin 7 as MR#, and pin 8 as VCC; if programmed as part 7, then pins 1 through 8 are assigned with VLOW#, pin 2 as RESET, pin 3 as VSENSE, pin 4 as Gnd, pin 5 as SDA, pin 6 as SCL, pin 7 as WDI, and pin 8 as VCC; if programmed as part 8, then pins 1 through 8 are assigned with pin 1 as A0, pin 2 as A1, pin 3 as A3, pin 4 as Gnd, pin 5 as SDA, pin 6 as SCL, pin 7 as RESET#, and pin

10 8 as VCC. Table 2 below further shows the pin assignments as described in FIG. 4.

Table 2

Pin#	Part 8	Part 7	Part 6	Part 5	Part 4	Part 3	Part 2	Part 1
1	A0	A1	A1	WDIB	RESETB1	VLOWB	VLOWB	A0
2	A1	RESETB	RESETB	RESETB	RESETB2	RESETB	RESETB	A1
3	A2	A2	A2	A2	VSENSE	VSENSE	VSENSE	A2
4	GND	GND	GND	GND	GND	GND	GND	GND
5	SDA	SDA	SDA	SDA	SDA	SDA	SDA	SDA
6	SCL	SCL	SCL	SCL	SCL	SCL	SCL	SCL
7	NC	NC/RESET	WP	RESET	RESETB_in	WDI	WDI	RESETB
8	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC

Various control settings and modifications of configuration registers **12-15** are within the spirit of the present invention. For example, configuration registers **12-15** can

15 be set at the factory and then locked so that a user just receives a standard part and is not

-11-

aware that the part is programmable. Or, two configuration registers **12** and **13** can be accessed by a user with the other two configuration registers **14** and **15** are locked. Or, all four configuration registers **12-15** can be accessed by the user and then locked if the user choose to trim analog functions and to select a device interface among multiple possible

5   interfaces.

FIG. 5 is a block diagram **40** in combining multiple analog outputs in generating a digital output. The block diagram **40** is integrated in configurable microprocessor supervisory device **10** and includes an analog subcircuit **41**, an analog subcircuit **42**, an analog subcircuit **43**, and a logic gate **44**. Logic gate **44**, such as an OR gate or an AND

10   gate, receives an analog output **45**, an analog output **46**, and an analog output **47** for generate a digital output **48**. An example of digital output **48** is an interrupt request signal, IRQ#, which collects from various analog signals to produce the IRQ# signal.

The above embodiments are only illustrative of the principles of this invention and are not intended to limit the invention to the particular embodiments described. For

15   example, it is apparent to one skilled in the art that nonvolatile memory **11** can include as many configuration registers as needed to program various combinations of analog functions, digital functions, pin assignments, internal voltages, and external voltages. Moreover, one skilled in the art should recognize that a device configuration can be made dynamic such that an integrated circuit device can be re-configured during each power up

20   or by the reception of an external control signal. Accordingly, various modifications, adaptations, and combinations of various features of the described embodiments can be practiced without departing from the scope of the invention as set forth in the appended claims.

NV Memory   SUMT-P001

Unpublished © 1999, Summit Microelectronics, Inc.

Trim Register	Bit Assignments	Description
0	7-4	Not used
	3	Configuration Write Disable XXXX 1XXX Write Disable XXXX 0XXX Write Enable
	2-0	Oscillator Trim XXXX X111 Slower XXXX X000 Faster
1	7-5	Not Used
	4-0	Slew Rate Trim XXX1 1111 Faster XXX0 0000 Slower
2	7-4	Temp Comp TIR Current Trim 1111 XXXX Higher 0000 XXXX Lower
	3-0	Flat Across Temp Current Trim XXXX 1111 Higher XXXX 0000 Lower
3	7-4	Temp Comp Amp Gain Trim 1111 XXXX Higher 0000 XXXX Lower
	3-0	Bandgap Trim XXXX 1111 Lower XXXX 0000 Higher
4	7-0	Temp Sense Amp Trim 1111 1111 Higher 0000 0000 Lower
5	7-6	CB_D Trip Adjustment 11XX XXXX Higher 00XX XXXX Lower
	5-4	CB_C Trip Adjustment

NV Memory

SUMT-P001

XX11 XXXX Higher
XX00 XXXX Lower

3-2   CB_B Trip Adjustment
XXXX 11XX Higher
XXXX 00XX Lower

1-0   CB_A Trip Adjustment
XXXX XX11 Higher
XXXX XX00 Lower

6   7-5   Not Used

4-0   Tamp Offset Trim
XX11 1111 Higher
XX00 0000 Lower

7   7-0   Overvoltage/Undervoltage2 Current Trim
1111 1111 Higher
0000 0000 Lower

NV Memory   SUMT-P001

TO/50

Unpublished © 1999, Summit Microelectronics, Inc.

Configuration Register	Bit Assignments	Description
0	7-0	Bus side A undervoltage trip point 1111 1111 higher 0000 0000 lower
1	7-0	Bus side B undervoltage trip point 1111 1111 higher 0000 0000 lower
2	7-0	Bus side C undervoltage trip point 1111 1111 higher 0000 0000 lower
3	7-0	Bus side D undervoltage trip point 1111 1111 higher 0000 0000 lower
4	7	Bus side A undervoltage enable 1XXXX XXXX enable 0XXXX XXXX disable
	6	Bus side A overvoltage enable X1XX XXXX enable X0XX XXXX disable
	5-0	Bus side A overvoltage offset XX11 1111 higher XX00 0000 lower
5	7	Bus side B undervoltage enable 1XXXX XXXX enable 0XXXX XXXX disable
	6	Bus side B overvoltage enable X1XX XXXX enable X0XX XXXX disable
	5-0	Bus side B overvoltage offset XX11 1111 higher XX00 0000 lower

NV Memory   15   SUMT-P001

6		Bus side C undervoltage enable
	7	1XXXX XXXX enable
		0XXXX XXXX disable
	6	Bus side B overvoltage enable
		X1XX XXXX enable
		X0XX XXXX disable
	5-0	Bus side B overvoltage offset
		XX11 1111 higher
		XX00 0000 lower
7		Bus side D undervoltage enable
	7	1XXXX XXXX enable
		0XXXX XXXX disable
	6	Bus side B overvoltage enable
		X1XX XXXX enable
		X0XX XXXX disable
	5-0	Bus side B overvoltage offset
		XX11 1111 higher
		XX00 0000 lower
8	7 - 0	Card side A undervoltage trip point
		1111 1111 higher
		0000 0000 lower
9	7 - 0	Card side B undervoltage trip point
		1111 1111 higher
		0000 0000 lower
A	7 - 0	Card side C undervoltage trip point
		1111 1111 higher
		0000 0000 lower
B	7 - 0	Card side D undervoltage trip point
		1111 1111 higher
		0000 0000 lower
C	7	Not used
	6	Soft start enable supply A
		X1XX XXXX enable
	5-0	X0XX XXXX disable

NV Memory   SUMT-P001

16

Card side A overvoltage offset
XX11 1111 higher
XX00 0000 lower

D	7	Not used
	6	Soft start enable supply B X1XX XXXX enable X0XX XXXX disable
	5-0	Card side A overvoltage offset XX11 1111 higher XX00 0000 lower
E	7	Not used
	6	Soft start enable supply C X1XX XXXX enable X0XX XXXX disable
	5-0	
		Card side A overvoltage offset XX11 1111 higher XX00 0000 lower
F	7	Not used
	6	Soft start enable supply D X1XX XXXX enable X0XX XXXX disable
	5-0	Card side A overvoltage offset XX11 1111 higher XX00 0000 lower
10	7	Responds to all addresses 1XXX XXXX respond to all addresses 0XXX XXXX respond to pin addresses
	6	Change device identifier code X1XX XXXX respond to 1011 X0XX XXXX respond to 1010
	5-4	Tracker over/under 300mv action XX11 XXXX generate IRQ XX10 XXXX shut down all XX01 XXXX shut down bad channel XX00 XXXX do nothing

-17-

NV Memory
SUMT-P001

	3-2	Tracker slew rate rising
		XXXX 11XX 1000 v/s
		XXXX 10XX 500 v/s
		XXXX 01XX 250 v/s
		XXXX 00XX 100 v/s
	1-0	Tracker slew rate falling
		XXXX 11XX 1000 v/s
		XXXX 10XX 500 v/s
		XXXX 01XX 250 v/s
		XXXX 00XX 100 v/s
11	7	Bus side A undervoltage
		1XXX XXXX triggers reset
		0XXX XXXX does not trigger reset
	6	Bus side B undervoltage
		X1XX XXXX triggers reset
		X0XX XXXX does not trigger reset
	5	Bus side C undervoltage
		XX1X XXXX triggers reset
		XX0X XXXX does not trigger reset
	4	Bus side D undervoltage
		XXX1 XXXX triggers reset
		XXX0 XXXX does not trigger reset
	3	Bus side A overvoltage
		XXXX 1XXX triggers reset
		XXXX 0XXX does not trigger reset
	2	Bus side B overvoltage
		XXXX X1XX triggers reset
		XXXX X0XX does not trigger reset
	1	Bus side C overvoltage
		XXXX XX1X triggers reset
		XXXX XX0X does not trigger reset
	0	Bus side D overvoltage
		XXXX XXX1 triggers reset
		XXXX XXX0 does not trigger reset

NV Memory

/8

SUMT-P001

12	7	Card side A undervoltage
		1XXX XXXX triggers reset
		0XXX XXXX does not trigger reset

6 Card side B undervoltage
X1XX XXXX triggers reset
X0XX XXXX does not trigger reset

5 Card side C undervoltage
XX1X XXXX triggers reset
XX0XX XXXX does not trigger reset

4 Card side D undervoltage
XXX1 XXXX triggers reset
XXX0 XXXX does not trigger reset

3 Card side A undervoltage#2
XXXX 1XXX triggers reset
XXXX 0XXX does not trigger reset

2 Card side B undervoltage#2
XXXX X1XX triggers reset
XXXX X0XX does not trigger reset

1 Card side C undervoltage#2
XXXX XX1X triggers reset
XXXX XX0X does not trigger reset

0 Card side D undervoltage#2
XXXX XXX1 triggers reset
XXXX XXX0 does not trigger reset

13 7 Bus side A undervoltage
1XXX XXXX triggers IRQ#
0XXX XXXX does not trigger IRQ#

6 Bus side B undervoltage
X1XX XXXX triggers IRQ#
X0XX XXXX does not trigger IRQ#

5 Bus side C undervoltage
XX1X XXXX triggers IRQ#
XX0X XXXX does not trigger IRQ#

4 Bus side D undervoltage

NV Memory

19

SUMT-P001

XXX1 XXXX triggers IRQ#
XXX0 XXXX does not trigger IRQ#

3   Bus side A overvoltage
XXXX 1XXX triggers IRQ#
XXXX 0XXX does not trigger IRQ#

2   Bus side B overvoltage
XXXX X1XX triggers IRQ#
XXXX X0XX does not trigger IRQ#

1   Bus side C overvoltage
XXXX XX1X triggers IRQ#
XXXX XX0X does not trigger IRQ#

0   Bus side D overvoltage
XXXX XXX1 triggers IRQ#
XXXX XXX0 does not trigger IRQ#

14   7   Card side A undervoltage
1XXX XXXX triggers IRQ#
0XXX XXXX does not trigger IRQ#

6   Card side B undervoltage
X1XX XXXX triggers IRQ#
X0XX XXXX does not trigger IRQ#

5   Card side C undervoltage
XX1X XXXX triggers IRQ#
XX0X XXXX does not trigger IRQ#

4   Card side D undervoltage
XXX1 XXXX triggers IRQ#
XXX0 XXXX does not trigger IRQ#

3   Card side A undervoltage#2
XXXX 1XXX triggers IRQ#
XXXX 0XXX does not trigger IRQ#

2   Card side B undervoltage#2
XXXX X1XX triggers IRQ#
XXXX X0XX does not trigger IRQ#

1   Card side C undervoltage#2
XXXX XX1X triggers IRQ#

NV Memory   SUMT-P001

XXXX XX0X does not trigger IRQ#

	0	Card side D undervoltage#2 XXXX XXX1 triggers IRQ# XXXX XXX0 does not trigger IRQ#
15	7	Bus side A undervoltage IRQ# fault (volatile) 1XXX XXXX fault 0XXX XXXX no fault
	6	Bus side B undervoltage IRQ# fault (volatile) X1XX XXXX fault X0XX XXXX no fault
	5	Bus side C undervoltage IRQ# fault (volatile) XX1X XXXX fault XX0X XXXX no fault
	4	Bus side D undervoltage IRQ# fault (volatile) XXX1 XXXX fault XXX0 XXXX no fault
	3	Bus side A overvoltage IRQ# fault (volatile) XXXX 1XXX fault XXXX 0XXX no fault
	2	Bus side B overvoltage IRQ# fault (volatile) XXXX X1XX fault XXXX X0XX no fault
	1	Bus side C overvoltage IRQ# fault (volatile) XXXX XX1X fault XXXX XX0X no fault
	0	Bus side D overvoltage IRQ# fault (volatile) XXXX XXX1 fault XXXX XXX0 no fault
16	7	Card side A undervoltage IRQ# fault (volatile) 1XXX XXXX fault 0XXX XXXX no fault
	6	Card side B undervoltage IRQ# fault (volatile) X1XX XXXX fault X0XX XXXX no fault

-21-

| | 5 | Card side C undervoltage IRQ# fault (volatile)
XX1X XXXX fault
XX0X XXXX no fault |

5   Card side C undervoltage IRQ# fault (volatile)
XX1X XXXX fault
XX0X XXXX no fault

4   Card side D undervoltage IRQ# fault (volatile)
XXX1 XXXX fault
XXX0 XXXX no fault

3   Card side A overvoltage IRQ# fault (volatile)
XXXX 1XXX fault
XXXX 0XXX no fault

2   Card side B overvoltage IRQ# fault (volatile)
XXXX X1XX fault
XXXX X0XX no fault

1   Card side C overvoltage IRQ# fault (volatile)
XXXX XX1X fault
XXXX XX0X no fault

0   Card side D overvoltage IRQ# fault (volatile)
XXXX XXX1 fault
XXXX XXX0 no fault

17   7-6   Unused

5-3   Long dog
XX11 1XXX 6.4ms
XX11 0XXX 3.2ms
XX10 1XXX 1.6ms
XX10 0XXX 0.8ms
XX0X XXXX off

2-0   XXXX X111 3.2s
XXXX X110 1.6s
XXXX X101 0.8s
XXXX X100 0.4s
XXXX X0XX off

NV Memory   SUMT-P001